Metal-oxide-nitride-oxide-semiconductor (MONOS) cell is a candidate for future non-volatile memory devices because of its low program/erase (P/E) voltage and reduced cell-to-cell interference effect. There are some concerns, however, about utilizing MONOS cells as memory cells at further scaled devices. It is reported that charge trap capability of MONOS degrades in the range of SiN thickness below 4 nm [1] . In addition, charge loss during data retention (DR) increases with decreasing SiN thickness [2] . Although degradation in both device performance and reliability of MONOS with thin SiN charge trap layer should be improved, detailed mechanisms of these phenomena are not fully understood yet.
Introduction
Metal-oxide-nitride-oxide-semiconductor (MONOS) cell is a candidate for future non-volatile memory devices because of its low program/erase (P/E) voltage and reduced cell-to-cell interference effect. There are some concerns, however, about utilizing MONOS cells as memory cells at further scaled devices. It is reported that charge trap capability of MONOS degrades in the range of SiN thickness below 4 nm [1] . In addition, charge loss during data retention (DR) increases with decreasing SiN thickness [2] . Although degradation in both device performance and reliability of MONOS with thin SiN charge trap layer should be improved, detailed mechanisms of these phenomena are not fully understood yet.
In this study, we examined the performance and reliability degradation in MONOS devices with thinning the thickness of SiN charge trap layers. Physical mechanisms of the degradation were intensively studied by means of sophisticated electrical measurements of the devices.
Experimental MONOS capacitors (100×100 µm
2 ) with n + diffusion layer on p-type Si substrate are fabricated, changing thickness of SiN layer from 2 nm to 5 nm as schematically shown in Fig.  1 . Thicknesses of tunnel SiO 2 and block Al 2 O 3 are unchanged in these specimens. The measurement setup and sequence are shown in Fig. 2 . The flatband voltage shift (∆V fb ) is extracted from C-V curves and injected charge (Q inj ) during programming or erasing is measured with a Coulomb meter by correcting the displacement charge with C-V integration [3, 4] . Charge loss during data retention is evaluated at 85ºC by analyzing change of V fb under different gate applied bias conditions [5] . 3. Results and Discussion Fig. 3 (a) and (b) show the program and erase characteristics of samples (A)-(C), respectively. Saturated values of V fb (V sat ) through program operation are almost unchanged with SiN thickness. This result means that the density of trapped charges (Q trap ) in MONOS never changes with thinning the thickness of SiN from 5 nm to 2 nm, under an assumption that trapped electrons are located at the charge/block interface. It was experimentally confirmed that the trapped electrons are localized at the charge/block interface in the case of SiN ~5 nm [3, 4] . Since injected electrons from Si substrate have a finite energy relaxation length necessary for Fowler-Nordheim (FN) tunneling [3] [4] [5] [6] [7] , it is reasonable that the position of charge centroid in SiN does not move toward the tunnel oxide side by thinning its thickness from 5 nm to 2 nm. , meaning that the carrier capture efficiency declines with decrease in SiN thickness. We believe that a large part of injected electrons which are not fully relaxed within the SiN layer pass through the potential barrier at the charge/block, giving rise to increased leakage current as schematically depicted in Fig. 5 . In Fig.4 (a) , ∆V fb finally converges at the same value independent of SiN thickness at program saturation region (Q inj > 10 -3 C/cm 2 ). Consequently, we conclude that the number of available trap sites remains unchanged with SiN thickness down to 2 nm, even though carrier capture efficiency of the trap degrades severely. Here, erase operation is started from the electron trapped state shown in Fig. 3 (b) . Q inj includes both holes injected from Si substrate and electrons detrapped from SiN layer. The capture efficiency in the early erase region (< 10 -6 C/cm 2 ) is almost 100% and is not dependent on SiN thickness. This result might originate from relatively larger valence band offset at the charge/block interface, which effectively suppresses hole leakage toward gate electrode. Fig. 6 shows DR properties of MONOS devices with applying gate bias. By applying gate bias, the charge loss through the tunnel layer (E ox = -4.5 MV/cm) and through the block layer (E blk = 4.5 MV/cm) can be evaluated separately [5] . As shown in Fig. 6 , the charge loss through the block layer is almost constant independent of SiN thickness. On the other hand, the charge loss through the tunnel layer increases with decreasing the thickness of SiN layer. Therefore, it is concluded that the degradation of DR (V g = 0 V) with decreasing SiN thickness is mainly due to increased charge loss through the tunnel layer. This can be explained by the decreased distance from trap sites (charge/block interface) to tunnel layer as shown in Fig. 7. 
Conclusions
In this study, we found that the degradation of program characteristics in MONOS (SiN ~2 nm) is due to decrease in electron capture efficiency, instead of reduction in available trap sites as previously reported [1] . We also found that charge loss through the tunnel layer during data retention becomes more significant with decreasing the SiN thickness. To improve performance and reliability of MONOS devices with ultra-thin SiN charge trap layer, some measure must be taken to enhance the capture cross-section of the traps and to inhibit carrier motion in the SiN layer simultaneously. 
